./goblint --conf conf/svcomp.json --sets ana.specification /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/properties/no-overflow.prp --sets exp.architecture 64bit /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/termination-15/array12_alloca.i


--------------------------------------------------------------------------------


[0;33m[Warning] --sets is deprecated, use --set instead.[0;0;00m
[0;33m[Warning] --sets is deprecated, use --set instead.[0;0;00m
[Info] unrolling loop at /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/termination-15/array12_alloca.i:370:3-375:3 with factor 6
[Info] unrolling loop at /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/termination-15/array12_alloca.i:377:3-383:3 with factor 12
[Info] unrolling loop at lib/libc/stub/src/stdlib.c:10:5-12:5 with factor 12
[Info] unrolling loop at lib/libc/stub/src/stdlib.c:21:9-27:9 with factor 4
[Info] unrolling loop at lib/libc/stub/src/stdlib.c:40:3-45:3 with factor 6
[Info] Setting "ana.int.interval" to true
[Info] no thread creation -> disabling thread analyses "race, deadlock, maylocks, symb_locks, thread, threadid, threadJoins, threadreturn, mhp, region"
[Info] Enabled congruence domain.
[Info] Enabled octagon domain ONLY for:
[Info] __builtin_alloca, abort, i, count, tmp, key, a, count, j, k, size, i, i___0, j___0, a, top, expression, j, length, i, tmp, arr
[Info] Enabled widening thresholds
[Info] SV-COMP specification: CHECK( init(main()), LTL(G ! overflow) )
[Info][Deadcode] Logical lines of code (LLoC) summary:
  live: 16
  dead: 0
  total lines: 16
[Warning][Deadcode][CWE-571] condition '0 <= j' (possibly inserted by CIL) is always true (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/termination-15/array12_alloca.i:377:10-377:30)
[Warning][Deadcode][CWE-571] condition 'j < length' (possibly inserted by CIL) is always true (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/termination-15/array12_alloca.i:377:10-377:30)
[Warning][Deadcode][CWE-570] condition '! arr' is always false (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/termination-15/array12_alloca.i:369:7-369:11)
[Warning][Deadcode][CWE-571] condition 'i < length' (possibly inserted by CIL) is always true (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/termination-15/array12_alloca.i:370:7-370:26)
SV-COMP result: true
[Info][Witness] witness generation summary:
  total generation entries: 1
