./goblint --conf conf/svcomp.json --sets ana.specification /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/properties/no-overflow.prp --sets exp.architecture 32bit /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/loops/n.c40.c


--------------------------------------------------------------------------------


[0;33m[Warning] --sets is deprecated, use --set instead.[0;0;00m
[0;33m[Warning] --sets is deprecated, use --set instead.[0;0;00m
[Info] unrolling loop at /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/loops/n.c40.c:14:3-17:3 with factor 12
[Info] unrolling loop at lib/libc/stub/src/stdlib.c:10:5-12:5 with factor 12
[Info] unrolling loop at lib/libc/stub/src/stdlib.c:21:9-27:9 with factor 4
[Info] unrolling loop at lib/libc/stub/src/stdlib.c:40:3-45:3 with factor 6
[Info] Setting "ana.int.interval" to true
[Info] no thread creation -> disabling thread analyses "race, deadlock, maylocks, symb_locks, thread, threadid, threadJoins, threadreturn, mhp, region, pthreadMutexType"
[Info] Enabled congruence domain.
[Info] Enabled octagon domain ONLY for:
[Info] x, i, i___0, count, tmp, key, a, count, j___0, k___0, size, i___0, i___1, j___1, a, top, expression
[Info] Enabled widening thresholds
[Info] SV-COMP specification: CHECK( init(main()), LTL(G ! overflow) )
[Warning][Deadcode] Function 'reach_error' is uncalled: 1 LLoC (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/loops/n.c40.c:3:1-3:71)
[Warning][Deadcode] Function 'main' has dead code:
  on lines 15..16 (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/loops/n.c40.c:15-16)
  on lines 21..22 (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/loops/n.c40.c:21-22)
[Warning][Deadcode] Logical lines of code (LLoC) summary:
  live: 8
  dead: 5 (1 in uncalled functions)
  total lines: 13
[Warning][Deadcode][CWE-570] condition 'k < i' is always false (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/loops/n.c40.c:20:6-20:21)
[Warning][Deadcode][CWE-570] condition '(int )x[i] != 0' (possibly inserted by CIL) is always false (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/loops/n.c40.c:14:9-14:18)
SV-COMP result: true
[Info][Witness] witness generation summary:
  total generation entries: 1
