./goblint --conf conf/svcomp25.json --sets ana.specification /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/properties/valid-memsafety.prp --sets exp.architecture 32bit /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i


--------------------------------------------------------------------------------


[0;33m[Warning] --sets is deprecated, use --set instead.[0;0;00m
[0;33m[Warning] --sets is deprecated, use --set instead.[0;0;00m
[0;34m[Info] Specification: CHECK( init(main()), LTL(G valid-free) ) -> enabling soundness analyses "base, useAfterFree"[0;0;00m
[0;34m[Info] Specification: CHECK( init(main()), LTL(G valid-deref) ) -> enabling soundness analyses "base, memOutOfBounds"[0;0;00m
[0;34m[Info] Setting "ana.arrayoob" to true[0;0;00m
[0;34m[Info] Setting "cil.addNestedScopeAttr" to true[0;0;00m
[0;34m[Info] Specification: CHECK( init(main()), LTL(G valid-memtrack) ) -> enabling soundness analyses "memLeak"[0;0;00m
[0;34m[Info] Setting "ana.malloc.unique_address_count" to 5[0;0;00m
[Info] unrolling loop at /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:703:8-703:107 with factor 4
[Info] unrolling loop at /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:703:109-703:208 with factor 4
[Info] unrolling loop at /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:703:3-703:221 with factor 4
[Info] unrolling loop at /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:709:27-709:113 with factor 4
[Info] unrolling loop at /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:710:3-710:124 with factor 4
[Info] unrolling loop at /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:711:3-711:69 with factor 4
[Info] SV-COMP specification: CHECK( init(main()), LTL(G valid-free) )
CHECK( init(main()), LTL(G valid-deref) )
CHECK( init(main()), LTL(G valid-memtrack) )
[Warning][Integer > Overflow][CWE-190] Signed integer overflow (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:703:50-703:56)
[Warning][Deadcode] Function '__bswap_32' is uncalled: 1 LLoC (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:62:1-66:1)
[Warning][Deadcode] Function '__bswap_64' is uncalled: 1 LLoC (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:67:1-71:1)
[Warning][Deadcode] Function '__uint16_identity' is uncalled: 1 LLoC (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:72:1-76:1)
[Warning][Deadcode] Function '__uint32_identity' is uncalled: 1 LLoC (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:77:1-81:1)
[Warning][Deadcode] Function '__uint64_identity' is uncalled: 1 LLoC (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:82:1-86:1)
[Warning][Deadcode] Function 'assume_abort_if_not' is uncalled: 2 LLoC (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:693:1-695:1)
[Info][Deadcode] Logical lines of code (LLoC) summary:
  live: 13
  dead: 7 (7 in uncalled functions)
  total lines: 20
[Warning][Deadcode][CWE-571] condition 'i < 10000' (possibly inserted by CIL) is always true (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:709:31-709:53)
[Warning][Deadcode][CWE-571] condition 'i < 10000' (possibly inserted by CIL) is always true (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:709:31-709:53)
[Warning][Deadcode][CWE-571] condition 'i < 10000' (possibly inserted by CIL) is always true (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:709:31-709:53)
[Warning][Deadcode][CWE-570] condition '0' (possibly inserted by CIL) is always false (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:703:219-703:221)
[Warning][Deadcode][CWE-570] condition '0' (possibly inserted by CIL) is always false (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:710:122-710:124)
[Warning][Deadcode][CWE-570] condition '0' is always false (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:690:73-690:74)
[Warning][Deadcode][CWE-571] condition 'i___0 < 10000' (possibly inserted by CIL) is always true (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:711:7-711:31)
[Warning][Deadcode][CWE-571] condition 'i___0 < 10000' (possibly inserted by CIL) is always true (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:711:7-711:31)
[Warning][Deadcode][CWE-571] condition 'i___0 < 10000' (possibly inserted by CIL) is always true (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:711:7-711:31)
[Warning][Deadcode][CWE-570] condition '0' (possibly inserted by CIL) is always false (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:703:105-703:107)
[Warning][Deadcode][CWE-571] condition 'i___0 < 10000' (possibly inserted by CIL) is always true (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:711:7-711:31)
[Warning][Deadcode][CWE-571] condition 'i < 10000' (possibly inserted by CIL) is always true (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:709:31-709:53)
[Warning][Deadcode][CWE-570] condition '0' (possibly inserted by CIL) is always false (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/goblint-regression/28-race_reach_37-indirect_racing.i:703:206-703:208)
SV-COMP result: true
[Info][Witness] witness generation summary:
  total generation entries: 1
[Info][Race] Memory locations race summary:
  safe: 3
  vulnerable: 0
  unsafe: 0
  total memory locations: 3
