./goblint --conf conf/svcomp.json --sets ana.specification /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/properties/no-overflow.prp --sets exp.architecture 32bit /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/nla-digbench-scaling/divbin_unwindbound1.i


--------------------------------------------------------------------------------


[0;33m[Warning] --sets is deprecated, use --set instead.[0;0;00m
[0;33m[Warning] --sets is deprecated, use --set instead.[0;0;00m
[Info] unrolling loop at /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/nla-digbench-scaling/divbin_unwindbound1.i:36:5-39:5 with factor 2
[Info] unrolling loop at /mnt/goblint-svcomp/benchexec/sv-benchmarks/c/nla-digbench-scaling/divbin_unwindbound1.i:40:5-49:5 with factor 2
[Info] Setting "ana.int.interval" to true
[Info] no thread creation -> disabling thread analyses "race, deadlock, maylocks, symb_locks, thread, threadid, threadJoins, threadreturn, mhp, region, pthreadMutexType"
[Info] Enabled congruence domain.
[Info] Enabled widening thresholds
[Info] Enabled octagon domain ONLY for:
[Info] counter, __VERIFIER_assert, i, count, tmp, key, a, count, i, j, i___0, j___0, k, size, r, top, expression, b, r, B, A, tmp, tmp___0, q, cond, cond
[Info] SV-COMP specification: CHECK( init(main()), LTL(G ! overflow) )
[Warning][Deadcode] Function 'reach_error' is uncalled: 1 LLoC (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/nla-digbench-scaling/divbin_unwindbound1.i:12:1-12:160)
[Warning][Deadcode] Function '__VERIFIER_assert' has dead code:
  on line 21 (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/nla-digbench-scaling/divbin_unwindbound1.i:21-21)
[Warning][Deadcode] Function 'main' has dead code:
  on lines 41..47 (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/nla-digbench-scaling/divbin_unwindbound1.i:41-47)
[Warning][Deadcode] Logical lines of code (LLoC) summary:
  live: 21
  dead: 9 (1 in uncalled functions)
  total lines: 30
[Warning][Deadcode][CWE-570] condition '! cond' is always false (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/nla-digbench-scaling/divbin_unwindbound1.i:19:9-19:16)
[Warning][Deadcode][CWE-571] condition 'tmp < 1' (possibly inserted by CIL) is always true (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/nla-digbench-scaling/divbin_unwindbound1.i:36:12-36:23)
[Warning][Deadcode][CWE-570] condition 'tmp < 1' (possibly inserted by CIL) is always false (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/nla-digbench-scaling/divbin_unwindbound1.i:36:12-36:23)
[Warning][Deadcode][CWE-570] condition 'tmp___0 < 1' (possibly inserted by CIL) is always false (/mnt/goblint-svcomp/benchexec/sv-benchmarks/c/nla-digbench-scaling/divbin_unwindbound1.i:40:12-40:23)
SV-COMP result: true
[Info][Witness] witness generation summary:
  total generation entries: 1
